Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10689602
|
Filing Dt:
|
10/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
|
Inventors:
|
Yoshiaki Ikematsu, Takashi Terauchi
|
|
Title:
|
Method for manufacturing semiconductor device having gate electrode
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 4-1, MARUNOUCHI 2-CHOME |
| CHIYODA-KU |
| TOKYO, JAPAN 100-6334 |
|
|
|
|
| LEYDIG, VOIT & MAYER |
| JEFFREY A. WYAND |
| 700 THIRTEENTH ST., N.W. |
| SUITE 300 |
| WASHINGTON, D.C. 20005-3960 |
|
|
Search Results as of:
05/03/2024 09:27 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
