Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10911743
|
Filing Dt:
|
08/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
|
Inventors:
|
Yoshimitsu Honda, Yoshinori Teshima, Hideaki Ishihara, Toshihiko Matsuoka et al
|
|
Title:
|
Power supply circuit and semiconductor integrated circuit device for suppressing power supply voltage rise
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1-1, SHOWA-CHO |
| KARIYA-CITY, AICHI-PREF., 448-8661, JAPAN |
|
|
|
|
| POSZ & BETHARDS, PLC |
| DAVID G. POSZ |
| 11250 ROGER BACON DRIVE |
| SUITE 10 |
| RESTON, VA 20190 |
|
|
Search Results as of:
05/03/2024 08:38 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
