skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
NONE
Issue Dt:
Application #:
10705347
Filing Dt:
11/08/2003
Publication #:
Pub Dt:
05/12/2005
Inventors:
Catherine B. Labelle, Boon-Yong Ang, Joong S. Jeon, Allison K. Holbrook, Qi Xiang et al
Title:
Method for integrating a high-k gate dielectric in a transistor fabrication process
Assignment: 1
Reel/Frame:
014695/0798Recorded: 11/08/2003Pages: 7
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
09/06/2003
Exec Dt:
09/09/2003
Exec Dt:
09/09/2003
Exec Dt:
09/09/2003
Exec Dt:
10/03/2003
Exec Dt:
09/13/2003
Assignee:
ONE AMD PLACE, P.O. BOX 3453
SUNNYVALE, CALIFORNIA 94088-3453
Correspondent:
FARJAMI & FARJAMI LLP
MICHAEL FARJAMI, ESQ.
16148 SAND CANYON
IRVINE, CA 92618
Assignment: 2
Reel/Frame:
023120/0426Recorded: 08/18/2009Pages: 127
Conveyance:
AFFIRMATION OF PATENT ASSIGNMENT
Assignor:
Exec Dt:
06/30/2009
Assignee:
P.O. BOX 309, UGLAND HOUSE
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondent:
BNK / MHKKG
P.O. BOX 398
AUSTIN, TX 78767-0398

Search Results as of: 05/09/2024 04:01 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT