Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11080456
|
Filing Dt:
|
03/16/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Inventors:
|
Takashi Sumikawa, Kyoji Yamashita, Dai Motojima
|
Title:
|
Method for variability constraints in design of integrated circuits especially digital circuits which includes timing closure upon placement and routing of digital circuit or network
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
1006, OAZA KADOMA, KADOMA-SHI |
OSAKA, 571-8501, JAPAN |
|
|
|
MCDERMOTT WILL & EMERY LLP |
600 13TH STREET, N.W. |
WASHINGTON, D.C. 20005-3096 |
|
|
Search Results as of:
05/02/2024 09:57 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|