Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11108908
|
Filing Dt:
|
04/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Inventors:
|
Chikage Noritake, Yoshitsugu Sakamoto, Akira Tanahashi, Hideki Okada, Tomomasa Yoshida
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE HAVING SOLDER LAYER
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1-1, SHOWA-CHO, |
| KARIYA-CITY, AICHI-PREF., 448-8661, JAPAN |
|
|
|
| 1, TOYOTA-CHO, TOYOTA-CITY |
| AICHI-PREF., 471-8571, JAPAN |
|
|
|
|
| DAVID G. POSZ |
| POSZ LAW GROUP, PLC |
| 12040 SOUTH LAKES DRIVE, SUITE 101 |
| RESTON, VA 20191 |
|
|
Search Results as of:
05/02/2024 05:05 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
