skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
NONE
Issue Dt:
Application #:
11095938
Filing Dt:
03/30/2005
Publication #:
Pub Dt:
10/12/2006
Inventors:
Bin Wang, Todd E. Humes
Title:
Dual transistor NVM cell with retention-enhanced programmable shared gate logic circuit
Assignment: 1
Reel/Frame:
016207/0606Recorded: 05/09/2005Pages: 4
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
04/22/2005
Exec Dt:
04/20/2005
Assignee:
501 N. 34TH STREET
SUITE 100
SEATTLE, WASHINGTON 98103
Correspondent:
MERCHANT & GOULD PC
P.O. BOX 2903
MINNEAPOLIS, MN 55402-0903
Assignment: 2
Reel/Frame:
060021/0012Recorded: 05/12/2022Pages: 5
Conveyance:
RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
05/11/2022
Assignee:
251 PARK AVE SOUTH
7TH FLOOR
NEW YORK, NEW YORK 10010
Correspondent:
PACIFIC WESTERN BANK
555 S. MANGUM STREET
SUITE 1000
DURHAM, NC 27701

Search Results as of: 04/29/2024 12:32 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT