Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11424995
|
Filing Dt:
|
06/19/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
|
Inventors:
|
Woong hee Sohn, Gil-heyun Choi, Chang-won Lee, Tae-ho Cha, Byung-hee Kim
|
|
Title:
|
Methods of Forming Integrated Circuit Devices Including Memory Cell Gates and High Voltage Transistor Gates Using Plasma Re-Oxidation
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 416 MAETAN-DONG, YEONGTONG-GU |
| SUWON-SI |
| GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
|
|
| MYERS BIGEL SIBLEY & SAJOVEC PA |
| 4140 PARKLAKE AVENUE |
| SUITE 600 |
| RALEIGH, NC 27612 |
|
|
Search Results as of:
05/10/2024 05:14 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
