skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
08/18/2009
Application #:
11691459
Filing Dt:
03/26/2007
Publication #:
Pub Dt:
10/02/2008
Inventors:
Sharon Levin, Ira Naot, Alexei Heiman
Title:
SELF-ALIGNED LDMOS FABRICATION METHOD INTEGRATED DEEP-SUB-MICRON VLSI PROCESS, USING A SELF-ALIGNED LITHOGRAPHY ETCHES AND IMPLANT PROCESS
Assignment: 1
Reel/Frame:
019066/0163Recorded: 03/26/2007Pages: 2
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
03/25/2007
Exec Dt:
03/22/2007
Exec Dt:
03/26/2007
Assignee:
RAMAT GABRIEL INDUSTRIAL AREA (P.O. BOX 619)
MIGDAL HAEMEK, ISRAEL 23105
Correspondent:
BEVER, HOFFMAN & HARMS, LLP
2099 GATEWAY PLACE, SUITE 320
SAN JOSE, CA 95110

Search Results as of: 05/17/2024 02:29 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT