Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
12988396
|
Filing Dt:
|
10/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
|
Inventors:
|
Koji Asai, Tetsuji Mochida, Daisuke Imoto, Wataru Ohkoshi, Takashi Yamada
|
|
Title:
|
MEMORY CONTROLLER, MEMORY SYSTEM, SEMICONDUCTOR INTEGRATED CIRCUIT, AND MEMORY CONTROL METHOD
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1006 OAZA KADOMA, KADOMA-SHI |
| OSAKA, JAPAN 571-8501 |
|
|
|
|
| YOSHINOBU IDOGAWA |
| 1130 CONNECTICUT AVE., N.W., SUITE 1100 |
| PANASONIC PATENT CENTER |
| WASHINGTON, DC 20036 |
|
|
Search Results as of:
05/09/2024 04:28 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
