skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
05/23/2017
Application #:
14759504
Filing Dt:
07/07/2015
Publication #:
Pub Dt:
12/03/2015
Inventors:
Satoshi MURAOKA, Yutaka UEMATSU, Hideki OSAKA, Yuusuke FUKUMURA, Satoru WATANABE et al
Title:
DRAM HAVING SDRAM INTERFACE AND FLASH MEMORY CONSOLIDATED MEMORY MODULE
Assignment: 1
Reel/Frame:
036110/0075Recorded: 07/16/2015Pages: 16
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
05/15/2015
Exec Dt:
05/15/2015
Exec Dt:
05/16/2015
Exec Dt:
05/18/2015
Exec Dt:
05/18/2015
Exec Dt:
05/19/2015
Exec Dt:
05/20/2015
Exec Dt:
05/18/2015
Exec Dt:
05/15/2015
Exec Dt:
05/18/2015
Exec Dt:
06/17/2015
Exec Dt:
05/15/2015
Exec Dt:
05/15/2015
Exec Dt:
05/15/2015
Assignee:
6-6, MARUNOUCHI 1-CHOME, CHIYODA-KU
TOKYO, JAPAN 100-8280
Correspondent:
MITCHELL W. SHAPIRO
MILES & STOCKBRIDGE P.C.
1751 PINNACLE DRIVE, SUITE 1500
TYSONS CORNER, VA 22102-3833

Search Results as of: 04/19/2024 02:39 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT