skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
NONE
Issue Dt:
Application #:
15593916
Filing Dt:
05/12/2017
Publication #:
Pub Dt:
11/15/2018
Inventors:
Fumitaka AMANO, Kensuke ISHIKAWA, Yosuke KITA
Title:
MULTI-LAYER BARRIER FOR CMOS UNDER ARRAY TYPE MEMORY DEVICE AND METHOD OF MAKING THEREOF
Assignment: 1
Reel/Frame:
043046/0738Recorded: 07/19/2017Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
05/12/2017
Assignee:
TWO LEGACY TOWN CENTER
6900 NORTH DALLAS PARKWAY, SUITE 325
PLANO, TEXAS 75024
Correspondent:
THE MARBURY LAW GROUP, PLLC
THE MARBURY LAW GROUP, PLLC
11800 SUNRISE VALLEY DRIVE, 15TH FLOOR
RESTON, VA 20191
Assignment: 2
Reel/Frame:
050025/0638Recorded: 08/12/2019Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
08/01/2019
Exec Dt:
08/05/2019
Assignee:
5080 SPECTRUM DRIVE
SUITE 1050W
ADDISON, TEXAS 75001
Correspondent:
THE MARBURY LAW GROUP, PLLC
11800 SUNRISE VALLEY DRIVE
15TH FLOOR
RESTON, VA 20191

Search Results as of: 05/10/2024 09:50 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT