skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
07/11/2023
Application #:
16727779
Filing Dt:
12/26/2019
Publication #:
Pub Dt:
04/30/2020
Inventors:
Hui Jae YOO, Huseyin Ekin SUMBUL, Gregory K. CHEN, Abhishek SHARMA, Van H. LE, Phil KNAG et al
Title:
MULTI-CHIP MODULE HAVING A STACKED LOGIC CHIP AND MEMORY STACK
Assignment: 1
Reel/Frame:
051606/0741Recorded: 01/24/2020Pages: 6
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
01/10/2020
Exec Dt:
01/10/2020
Exec Dt:
01/10/2020
Exec Dt:
01/06/2020
Exec Dt:
01/06/2020
Exec Dt:
01/06/2020
Exec Dt:
01/06/2020
Assignee:
2200 MISSION COLLEGE BLVD.
SANTA CLARA, CALIFORNIA 95054
Correspondent:
COMPASS IP LAW PC
4804 NW BETHANY BLVD, STE. I-2 #237
PORTLAND, OR 97229

Search Results as of: 05/12/2024 08:29 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT