Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17007382
|
Filing Dt:
|
08/31/2020
|
|
Publication #:
|
|
Pub Dt:
|
02/18/2021
| | | | |
|
Inventors:
|
Satoshi SHIBATA, Tetsuya ASANO, Yuta SUGIMOTO, Asami NISHIKAWA, Yu NISHITANI et al
|
|
Title:
|
INTERCONNECT STRUCTURE, SEMICONDUCTOR DEVICE, METHOD OF OPERATING ACTIVE ELEMENT, METHOD OF MANUFACTURING INTERCONNECT STRUCTURE, METHOD OF USING INTERCONNECT STRUCTURE, METHOD OF CONTROLLING INTERCONNECT RESISTANCE OF INTERCONNECT STRUCTURE, METHOD OF EVALUATING INTERCONNECT STRUCTURE, METHOD OF EVALUATING DEVICE, METHOD OF DRIVING DEVICE, AND EVALUATION DEVICE
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1-61, SHIROMI 2-CHOME, CHUO-KU, OSAKA-SHI |
| OSAKA, JAPAN 540-6207 |
|
|
|
|
| PASONA KNOWLEDGE PARTNER INC. |
| 8F OBP PANASONIC TOWER |
| 1-61, SHIROMI 2-CHOME, CHUO-KU |
| OSAKA, 540-6208 JAPAN |
|
|
Search Results as of:
05/05/2024 09:56 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
