Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16732206
|
Filing Dt:
|
12/31/2019
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2021
| | | | |
|
Inventors:
|
Cheok-Kei Lei, Chi-Lin Liu, Yu-Lun Ou, Chien-Hsing Li, Zhe-Wei Jiang, Hui-Zhong Zhuang
|
|
Title:
|
System and Method for Transistor Placement in Standard Cell Layout
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NO. 8, LI-HSIN 6 ROAD |
| HSINCHU SCIENCE PARK |
| HSINCHU, TAIWAN 30077 |
|
|
|
|
| FOLEY & LARDNER |
| 3000 K STREET N.W. |
| SUITE 600 |
| WASHINGTON, DC 20007-5109 |
|
|
Search Results as of:
05/21/2024 02:13 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
