Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2023
|
Application #:
|
17396688
|
Filing Dt:
|
08/07/2021
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2021
| | | | |
|
Inventors:
|
Weibing SHANG, Jixing CHEN, Xianjun WU
|
|
Title:
|
MEMORY INTEGRATED CIRCUIT WITH LOCAL AMPLIFIER MODULE AND LOCAL READ-WRITE CONVERSION MODULE TO IMPROVE OPERATION SPEED AND REDUCE NUMBER OF DATA LINES
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NO. 388, XINGYE AVENUE, AIRPORT INDUSTRIAL PARK |
| ECONOMIC AND TECHNOLOGICAL DEVELOPMENT AREA |
| HEFEI, ANHUI, CHINA 230601 |
|
|
|
|
| SHEPPARD MULLIN RICHTER & HAMPTON LLP |
| 379 LYTTON AVENUE |
| ATTN: JING ZHENG |
| PALO ALTO, CA 94301 |
|
|
Search Results as of:
05/16/2024 04:00 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
