Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
06/11/2024
|
Application #:
|
17295052
|
Filing Dt:
|
01/05/2022
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2022
| | | | |
|
Inventors:
|
Bert Voigtlaender, Vasily Cheperanov
|
|
Title:
|
METHOD FOR ELECTRICALLY EXAMINING ELECTRONIC COMPONENTS OF AN INTEGRATED CIRCUIT
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| WILHELM-JOHNEN-STRASSE |
| JUELICH, GERMANY 52425 |
|
|
|
|
| LEYDIG, VOIT & MAYER, LTD. |
| TWO PRUDENTIAL PLAZA, SUITE 4900 |
| 180 NORTH STETSON AVENUE |
| CHICAGO, IL 606016731 |
|
|
Search Results as of:
05/28/2024 10:43 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
