Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17652933
|
Filing Dt:
|
03/01/2022
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2023
| | | | |
|
Inventors:
|
Arvind Kaushik, Nikhil Sharma, Rushank Patel
|
|
Title:
|
SYSTEM AND METHOD FOR MANAGING MEMORY ERRORS IN INTEGRATED CIRCUITS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| HIGH TECH CAMPUS 60 |
| EINDHOVEN, NETHERLANDS NL-5656 AG |
|
|
|
|
| INTELLECTUAL PROPERTY AND LICENSING NXP |
| 350 HOLGER WAY |
| SAN JOSE, CA 95134 |
|
|
Search Results as of:
05/16/2024 03:46 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
