Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
18315643
|
Filing Dt:
|
05/11/2023
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2023
| | | | |
|
Inventors:
|
Chien-Tzu KO, Jiun-Jang LIN, Yong-Hong HUANG, Jhen-Yu LI, Tsung-Wei HUANG, Sheng-Kai FAN
|
|
Title:
|
REDUCING OUTPUT RIPPLE VOLTAGE OF MULTIPLE SWITCHED CAPACITOR CIRCUITS BY REDUCING OVERLAPPING OF DEAD TIME
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 14F-1, NO.8, TAIYUEN 1ST ST. |
| ZHUBEI CITY, HSINCHU COUNTY, TAIWAN 30288 |
|
|
|
|
| MCCLURE, QUALEY & RODACK LLP |
| 280 INTERSTATE NORTH CIRCLE |
| SUITE 530 |
| ATLANTA, GA 30339 |
|
|
Search Results as of:
05/29/2024 12:03 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
