Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 004001/0899 | |
| Pages: | 1 |
| | Recorded: | 06/18/1982 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1982
|
Application #:
|
06152024
|
Filing Dt:
|
05/21/1980
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE UTILIZING SELECTIVE ETCHING AND EPITAXIAL REFILL
|
|
|
Assignees
|
|
|
|
|
| KAWAUCHI, SENDA-SHI |
| MIYAGI, JAPAN |
|
|
|
|
|
| 31-1, KAMEIDO 6-CHOME, KOTO-KU |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
BURNS, LOBATO & ADAMS
|
| |
71 BROADWAY SUITE 1230
|
| |
NEW YORK, NY 10006
|
Search Results as of:
05/03/2024 11:06 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
