USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	005258/0088			Pages:	3
		Recorded:	12/29/1989
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST.

Total properties: 30

Patent #:	3700924	Issue Dt:	10/24/1972	Application #:	05223927	Filing Dt:
Title:

Patent #:	3891480	Issue Dt:	06/24/1975	Application #:	05402550	Filing Dt:
Title:

Patent #:	3970866	Issue Dt:	07/20/1976	Application #:	05497018	Filing Dt:
Title:

Patent #:	4051464	Issue Dt:		Application #:	05611295	Filing Dt:
Title:

Patent #:	4089103	Issue Dt:	05/16/1978	Application #:	05693049	Filing Dt:
Title:

Patent #:	4165470	Issue Dt:	08/21/1979	Application #:	05724791	Filing Dt:	09/20/1976
Title:	LOGIC GATES WITH FORWARD BIASED DIODE LOAD IMPENDENCES

Patent #:	4135103	Issue Dt:		Application #:	05808851	Filing Dt:
Title:

Patent #:	4435652	Issue Dt:	03/06/1984	Application #:	06267213	Filing Dt:	05/26/1981
Title:	THRESHOLD VOLTAGE CONTROL NETWORK FOR INTEGRATED CIRCUIT FIELD-EFFECT TRANSISTORS

Patent #:	4506139	Issue Dt:	03/19/1985	Application #:	06481542	Filing Dt:	04/04/1983
Title:	CIRCUIT CHIP

Patent #:	4445966	Issue Dt:	05/01/1984	Application #:	06505624	Filing Dt:	06/20/1983
Title:	METHOD OF PLASMA ETCHING OF FILMS CONTAINING CHROMIUM

Patent #:	4584079	Issue Dt:	04/22/1986	Application #:	06540246	Filing Dt:	10/11/1983
Title:	STEP SHAPE TAILORING BY PHASE ANGLE VARIATION RF BIAS SPUTTERING

Patent #:	4558237	Issue Dt:	12/10/1985	Application #:	06595573	Filing Dt:	03/30/1984
Title:	LOGIC FAMILIES INTERFACE CIRCUIT AND HAVING A CMOS LATCH FOR CONTROLLING HYSTERESIS

Patent #:	4498954	Issue Dt:	02/12/1985	Application #:	06597952	Filing Dt:	04/09/1984
Title:	SELECTIVE PROCESS FOR ETCHING CHROMIUM

Patent #:	4515668	Issue Dt:	05/07/1985	Application #:	06603858	Filing Dt:	04/25/1984
Title:	METHOD OF FORMING A DIELECTRIC LAYER COMPRISING A GETTERING MATERIAL

Patent #:	4649339	Issue Dt:	03/10/1987	Application #:	06603860	Filing Dt:	04/25/1984
Title:	INTEGRATED CIRCUIT INTERFACE

Patent #:	4566026	Issue Dt:	01/21/1986	Application #:	06603862	Filing Dt:	04/25/1984
Title:	INTERATED CIRCUIT BIMETAL LAYER

Patent #:	4582975	Issue Dt:	04/15/1986	Application #:	06679855	Filing Dt:	12/10/1984
Title:	CIRCUIT CHIP

Patent #:	4679308	Issue Dt:	07/14/1987	Application #:	06681768	Filing Dt:	12/14/1984
Title:	PROCESS FOR CONTROLLING MOBILE ION CONTAMINATION IN SEMICONDUCTOR DEVICES

Patent #:	4661927	Issue Dt:	04/28/1987	Application #:	06691258	Filing Dt:	01/15/1985
Title:	INTEGRATED SCHOTTKY LOGIC READ ONLY MEMORY

Patent #:	4672437	Issue Dt:	06/09/1987	Application #:	06752435	Filing Dt:	07/08/1985
Title:	FIBER OPTIC INSPECTION SYSTEM

Patent #:	4713682	Issue Dt:	12/15/1987	Application #:	06815426	Filing Dt:	12/31/1985
Title:	DIELECTRIC BARRIER MATERIAL

Patent #:	4642162	Issue Dt:	02/10/1987	Application #:	06815603	Filing Dt:	01/02/1986
Title:	PLANARIZATION OF DIELECTRIC LAYERS IN INTEGRATED CIRCUITS

Patent #:	4737469	Issue Dt:	04/12/1988	Application #:	06837871	Filing Dt:	03/07/1986
Title:	CONTROLLED MODE FIELD EFFECT TRANSISTORS AND METHOD THEREFORE

Patent #:	4717449	Issue Dt:	01/05/1988	Application #:	06890874	Filing Dt:	07/25/1986
Title:	DIELECTRIC BARRIER MATERIAL

Patent #:	4754430	Issue Dt:	06/28/1988	Application #:	06943986	Filing Dt:	12/18/1986
Title:	MEMORY CELL WITH DUAL COLLECTOR, ACTIVE LOAD TRANSISTORS

Patent #:	4982267	Issue Dt:	01/01/1991	Application #:	07048532	Filing Dt:	05/08/1987
Title:	INTEGRATED SEMICONDUCTOR PACKAGE

Patent #:	4835455	Issue Dt:	05/30/1989	Application #:	07244977	Filing Dt:	09/15/1988
Title:	REFERENCE VOLTAGE GENERATOR

Patent #:	4948032	Issue Dt:	08/14/1990	Application #:	07274428	Filing Dt:	11/21/1988
Title:	FLUXING AGENT

Patent #:	4922411	Issue Dt:	05/01/1990	Application #:	07290386	Filing Dt:	12/27/1988
Title:	MEMORY CELL CIRCUIT WITH SUPPLEMENTAL CURRENT

Patent #:	4951255	Issue Dt:	08/21/1990	Application #:	07338708	Filing Dt:	04/14/1989
Title:	MEMORY CURRENT SINK

Assignor

HONEYWELL INC.

Exec Dt:

07/28/1989

Assignee

ATMEL CORPORATION

2125 O'NEL DRIVE

A CA CORP.

SAN JOSE, CALIFORNIA 95131

Correspondence name and address
	J. MICHAEL ROSS
	ATMEL CORPORATION
	2125 O'NEL DRIVE
	SAN JOSE, CA 95131

Search Results as of: 05/11/2024 10:50 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6