Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 005555/0448 | |
| Pages: | 2 |
| | Recorded: | 12/27/1990 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/1994
|
Application #:
|
07606952
|
Filing Dt:
|
10/31/1990
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING THEREIN CIRCUIT FOR DETECTING ABNORMALITY OF LOGICAL LEVELS OUTPUTTED FROM INPUT BUFFERS
|
|
|
Assignee
|
|
|
|
|
| 7-1, SHIBA 5-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
JOHN P. BUNDOCK, JR.
|
| |
LEYDIG, VOIT & MAYER
|
| |
SUITE 300
|
| |
700 THIRTEENTH STREET, N.W.
|
| |
WASHINGTON, D.C. 20005
|
Search Results as of:
05/13/2024 04:51 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
