Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 005560/0653 | |
| Pages: | 4 |
| | Recorded: | 12/20/1990 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1993
|
Application #:
|
07632281
|
Filing Dt:
|
12/20/1990
|
|
Title:
|
INTEGRATED PARITY-BASED TESTING FOR INTEGRATED CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| 1109 MCKAY DRIVE |
| SAN JOSE, CALIFORNIA 95131 |
|
|
Correspondence name and address
|
| |
BRADLEY A. PERKINS
|
| |
VLSI TECHNOLOGY, INC.
|
| |
1109 MCKAY DRIVE
|
| |
SAN JOSE, CA 95131
|
Search Results as of:
05/08/2024 11:50 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
