Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 005842/0440 | |
| Pages: | 2 |
| | Recorded: | 09/10/1991 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1993
|
Application #:
|
07757412
|
Filing Dt:
|
09/10/1991
|
|
Title:
|
A METHOD FOR PRODUCING GATE OVERLAPPED LIGHTLY DOPED DRAIN (GOLDD) STRUCTURE FOR SUBMICRON TRANSISTOR
|
|
|
Assignee
|
|
|
|
|
| A CORPORATION OF DE |
| 1109 MCKAY DRIVE |
| SAN JOSE, CALIFORNIA 95131 |
|
|
Correspondence name and address
|
| |
VLSI TECHNOLOGY, INC.
|
| |
LEGAL DEPT.
|
| |
1109 MC KAY DR.
|
| |
SAN JOSE, CA 95131
|
Search Results as of:
04/27/2024 01:46 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
