Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 006847/0270 | |
| Pages: | 2 |
| | Recorded: | 01/27/1994 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/21/1994
|
Application #:
|
07921962
|
Filing Dt:
|
08/04/1992
|
Title:
|
SINGLE CHIP IC DEVICE HAVING GATE ARRAY OR MEMORY WITH GATE ARRAY AND PROVIDED WITH REDUNDANCY CAPABILITY
|
|
Assignee
|
|
|
6, KANDA SURUGADAI 4-CHOME, CHIYODA-KU, |
TOKYO, JAPAN |
|
Correspondence name and address
|
|
LARRY N. ANAGNOS
|
|
ANTONELLI, TERRY, STOUT & KRAUS
|
|
1919 PENNSYLVANIA AVENUE, N.W.
|
|
SUITE 600
|
|
WASHINGTON, DC 20006
|
Search Results as of:
04/28/2024 01:02 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|