Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 006861/0863 | |
| Pages: | 3 |
| | Recorded: | 02/15/1994 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/05/1995
|
Application #:
|
08182143
|
Filing Dt:
|
01/14/1994
|
Title:
|
INTERMEDIARY CIRCUIT BETWEEN A LOW VOLTAGE LOGIC CIRCUIT AND A HIGH VOLTAGE OUTPUT STAGE IN STANDARD CMOS TECHNOLOGY
|
|
Assignee
|
|
|
CH - 1015 LAUSANNE, SWITZERLAND |
|
Correspondence name and address
|
|
MICHAEL J. BUJOLD
|
|
DAVIS, BUJOLD & STRECK, P.A.
|
|
175 CANAL STREET
|
|
MANCHESTER, NH 03101
|
Search Results as of:
05/08/2024 12:07 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|