Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 007126/0580 | |
| Pages: | 3 |
| | Recorded: | 08/22/1994 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08293625
|
Filing Dt:
|
08/22/1994
|
|
Title:
|
CACHE TAG RAM HAVING SEPARATE VALID BIT ARRAY WITH MULTIPLE STEP INVALIDATION AND METHOD THEREFOR
|
|
|
Assignee
|
|
|
|
|
| 1303 EAST ALGONQUIN ROAD |
| SCHAUMBURG, ILLINOIS 60196 |
|
|
Correspondence name and address
|
| |
DANIEL D. HILL
|
| |
MOTOROLA, INC.
|
| |
INTELLECTUAL PROPERTY DEPT.
|
| |
505 BARTON SPRINGS RD., STE. 500
|
| |
AUSTIN, TX 78704
|
Search Results as of:
05/17/2024 02:03 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
