Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 007432/0978 | |
| Pages: | 10 |
| | Recorded: | 01/19/1995 | | |
Conveyance: | SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
4
|
|
Patent #:
|
|
Issue Dt:
|
01/18/1994
|
Application #:
|
07461492
|
Filing Dt:
|
01/05/1990
|
Title:
|
SCALABLE PROCESSOR TO PROCESSOR AND PROCESSOR- TO -I/O INTERCONNECTION NETWORK AND METHOD FOR PARALLEL PROCESSING ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
07461572
|
Filing Dt:
|
01/05/1990
|
Title:
|
SYSTEM HAVING FIXEDLY PRIORIZED AND GROUPED BY POSITIONS I/O LINES FOR INTERCONNECTING ROUTER ELEMENTS IN PLURALITY OF STAGES WITHIN PARRA- LLEL COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1994
|
Application #:
|
07693846
|
Filing Dt:
|
04/30/1991
|
Title:
|
ROUTER CHIP WITH QUAD-CROSSBAR AND HYPERBAR PERSONALITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1993
|
Application #:
|
07802944
|
Filing Dt:
|
12/06/1991
|
Title:
|
INPUT/OUTPUT SYSTEM FOR PARALLEL PROCESSING ARRAYS
|
|
Assignee
|
|
|
2202 NORTH FIRST STREET |
ATT - LOAN SERVICES |
SAN JOSE, CALIFORNIA 95131 |
|
Correspondence name and address
|
|
SILICON VALLEY BANK
|
|
FLORENCE G. KNISLEY
|
|
ATT - LOAN SERVICES
|
|
2202 NORTH FIRST STREET
|
|
SAN JOSE, CA 95131
|
Search Results as of:
05/12/2024 05:19 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|