skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:007562/0805   Pages: 3
Recorded: 08/07/1995
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 30
1
Patent #:
Issue Dt:
08/12/1980
Application #:
05862715
Filing Dt:
12/21/1977
Title:
NARROW CHANNEL MOS DEVICES AND METHOD OF MANUFACTURING
2
Patent #:
Issue Dt:
10/21/1980
Application #:
06010665
Filing Dt:
02/09/1979
Title:
ULTRA HIGH SPEED COMPLEMENTARY MOS DEVICE
3
Patent #:
Issue Dt:
10/14/1980
Application #:
06011598
Filing Dt:
02/12/1979
Title:
SUBMICRON CHANNEL LENGTH MOS INVERTER WITH DEPLETION-MODE LOAD TRANSISTOR
4
Patent #:
Issue Dt:
04/07/1981
Application #:
06026845
Filing Dt:
04/04/1979
Title:
PHOSPHORUS REMOVAL FROM SURFACE REGIONS OF PHOSPHOSILICATE GLASS MICROCIRCUIT LAYERS
5
Patent #:
Issue Dt:
04/14/1981
Application #:
06071965
Filing Dt:
09/04/1979
Title:
ETHOD OF MANUFACTURING SUB-MICRON CHANNEL WIDTH MOS TRANSITOR
6
Patent #:
Issue Dt:
03/06/1984
Application #:
06264366
Filing Dt:
05/18/1981
Title:
LOG-CONFORMANCE ERROR CORRECTION CIRCUIT FOR SEMICONDUCTOR DEVICES
7
Patent #:
Issue Dt:
11/18/1986
Application #:
06575235
Filing Dt:
01/30/1984
Title:
SCHOTTKY BARRIER DIODES
8
Patent #:
Issue Dt:
12/09/1986
Application #:
06736205
Filing Dt:
05/20/1985
Title:
METHOD OF PACKAGING INTEGRATED CIRCUIT CHIPS, AND INTEGRATED CIRCUIT PACKAGE
9
Patent #:
Issue Dt:
12/22/1987
Application #:
06884119
Filing Dt:
07/10/1986
Title:
VOLTAGE REFERENCE FOR TRANSISTOR CONSTANT-CURRENT SOURCE
10
Patent #:
Issue Dt:
09/27/1988
Application #:
06884120
Filing Dt:
07/10/1986
Title:
DIGITAL-TO-ANALOG CONVERTER WITH GAIN COMPENSATION
11
Patent #:
Issue Dt:
03/22/1988
Application #:
06888199
Filing Dt:
07/18/1986
Title:
COMBINED DIGITAL-TO-ANALOG CONVERTER AND LATCH MEMORY CIRCUIT
12
Patent #:
Issue Dt:
09/06/1988
Application #:
06898661
Filing Dt:
08/21/1986
Title:
COMPENSATED CURRENT MIRROR
13
Patent #:
Issue Dt:
10/20/1987
Application #:
06904595
Filing Dt:
09/08/1986
Title:
DIGITALLY SELECTABLE,MULTIPLE CURRENT SOURCE PROPORTIONAL TO A REFERENCE CURRENT
14
Patent #:
Issue Dt:
09/27/1988
Application #:
06909654
Filing Dt:
09/19/1986
Title:
FEEDBACK AMPLIFIER COMPENSATION CIRCUITRY
15
Patent #:
Issue Dt:
03/22/1988
Application #:
06915303
Filing Dt:
10/03/1986
Title:
SELF-ALIGNED INTERNAL MOBILE ION GETTER FOR MULTI-LAYER METALLIZATION ON INTEGRATED CIRCUITS
16
Patent #:
Issue Dt:
10/13/1987
Application #:
06946457
Filing Dt:
12/23/1986
Title:
LOGIC SIGNAL LEVEL CONVERSION CIRCUIT
17
Patent #:
Issue Dt:
08/30/1988
Application #:
07002082
Filing Dt:
01/12/1987
Title:
HIGH-SPEED SUPPLY INDEPENDENT LEVEL SHIFTER
18
Patent #:
Issue Dt:
08/29/1989
Application #:
07049638
Filing Dt:
05/13/1987
Title:
PROGRAMMABLE MULTIPHASE SEQUENCE CONTROLLER
19
Patent #:
Issue Dt:
02/20/1990
Application #:
07087176
Filing Dt:
08/19/1987
Title:
HIGH SPEED DOUBLE POLYCIDE BIPOLAR/CMOS INTEGRATED CIRCUIT PROCESS
20
Patent #:
Issue Dt:
04/18/1989
Application #:
07129106
Filing Dt:
12/04/1987
Title:
MULTILEVEL LOGIC CIRCUIT WITH FLOATING NODE VOLTAGE CLAMP
21
Patent #:
Issue Dt:
11/22/1988
Application #:
07195385
Filing Dt:
05/10/1988
Title:
TEMPERATURE COMPENSATED CURRENT SOURCE
22
Patent #:
Issue Dt:
10/24/1989
Application #:
07201491
Filing Dt:
06/02/1988
Title:
METHOD FOR FABRICATING AN ISOLATION REGION IN A SEMICONDUCTOR SUBSTRATE
23
Patent #:
Issue Dt:
04/04/1989
Application #:
07203593
Filing Dt:
06/02/1988
Title:
METHOD OF FABRICATING HIGH VOLTAGE AND LOW VOLTAGE TRANSISTORS USING AN EPITAXIAL LAYER OF UNIFORM THICKNESS
24
Patent #:
Issue Dt:
09/21/1993
Application #:
07249912
Filing Dt:
09/27/1988
Title:
SYSTEM FOR CALCULATING AND DISPLAYING USER-DEFINED OUTPUT PARAMETERS DESCRIBING BEHAVIOR OF SUBCIRCUITS OF A SIMULATED CIRCUIT
25
Patent #:
Issue Dt:
02/19/1991
Application #:
07302519
Filing Dt:
01/27/1989
Title:
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE USING A TRI-LAYER STRUCTURE AND CONDUCTIVE SIDEWALLS
26
Patent #:
Issue Dt:
07/02/1991
Application #:
07342005
Filing Dt:
04/24/1989
Title:
METHOD AND APPARATUS FOR ACTIVE PYROMETRY
27
Patent #:
Issue Dt:
02/19/1991
Application #:
07397213
Filing Dt:
08/23/1989
Title:
COMPLEMENTARY COMPOSITE PNP TRANSISTOR
28
Patent #:
Issue Dt:
05/21/1991
Application #:
07450802
Filing Dt:
12/13/1989
Title:
METASTABLE SENSE CIRCUIT
29
Patent #:
Issue Dt:
09/29/1992
Application #:
07772753
Filing Dt:
10/07/1991
Title:
INTEGRATED CIRCUIT DEVICE HAVING IMPROVED SUBSTRATE CAPACITANCE ISOLATION
30
Patent #:
Issue Dt:
12/07/1993
Application #:
07940588
Filing Dt:
09/04/1992
Title:
IMPLANT-FREE HETEROJUNCTION BIPOLAR TRANSISTOR INTEGRATED CIRCUIT PROCESS
Assignor
1
Exec Dt:
06/27/1995
Assignee
1
120 SAN GABRIEL DRIVE
SUNNYVALE, CALIFORNIA 94086
Correspondence name and address
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN
ROGER W. BLAKELY, JR.
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025

Search Results as of: 05/15/2024 03:49 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT