Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 007754/0901 | |
| Pages: | 2 |
| | Recorded: | 11/03/1995 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08552428
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
METHOD FOR FABRICATING FLASH MEMORY CELL HAVING A DECREASED OVERLAPPED REGION BETWEEN ITS SOURCE AND GATE
|
|
|
Assignee
|
|
|
|
|
| SCIENCE-BASED INDUSTRIAL PARK |
| NO. 3, INDUSTRY E. ROAD III |
| HSINCHU, TAIWAN R.O.C |
|
|
Correspondence name and address
|
| |
TOWNSEND AND TOWNSEND AND CREW
|
| |
J. GEORG SEKA
|
| |
TWENTIETH FLOOR, STEUART STREET TOWER
|
| |
ONE MARKET PLAZA
|
| |
SAN FRANCISCO, CA 94105-1492
|
Search Results as of:
05/12/2024 04:34 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
