Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 007772/0627 | |
| Pages: | 4 |
| | Recorded: | 10/30/1995 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/29/1997
|
Application #:
|
08550424
|
Filing Dt:
|
10/30/1995
|
Title:
|
METHOD FOR MAKING SEMICONDUCTOR CIRCUIT INCLUDING NON-ESD TRANSISTORS WITH REDUCED DEGRADATION DUE TO AN IMPURITY IMPLANT
|
|
Assignee
|
|
|
1 AMD PLACE |
SUNNYVALE, CALIFORNIA 94086 |
|
Correspondence name and address
|
|
BENMAN, COLLINS & SAWYER
|
|
JOSEPH A. SAWYER
|
|
620 HANSEN WAY
|
|
SUITE A
|
|
PALO ALTO, CA 94304
|
Search Results as of:
05/22/2024 11:26 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|