Total properties:
342
Page
1
of
4
Pages:
1 2 3 4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1980
|
Application #:
|
05530319
|
Filing Dt:
|
12/06/1974
|
|
Title:
|
ELECTRONIC CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1982
|
Application #:
|
05745025
|
Filing Dt:
|
11/26/1976
|
|
Title:
|
DATA STORAGE APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1980
|
Application #:
|
05788866
|
Filing Dt:
|
04/19/1977
|
|
Title:
|
LOW COST WATCH CASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1980
|
Application #:
|
05807602
|
Filing Dt:
|
06/17/1977
|
|
Title:
|
INPUT STAGE USING FIELD EFFECT TRANSISTORS FOR BIASING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05808937
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1980
|
Application #:
|
05825020
|
Filing Dt:
|
08/16/1977
|
|
Title:
|
ANALOG MULTIPLEXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/1979
|
Application #:
|
05834017
|
Filing Dt:
|
09/16/1977
|
|
Title:
|
INSULATED GATE FIELD-EFFECT TRANSISTOR READ-ONLY MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05840871
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1980
|
Application #:
|
05868822
|
Filing Dt:
|
01/12/1978
|
|
Title:
|
FIXTURING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05892705
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/1979
|
Application #:
|
05893918
|
Filing Dt:
|
04/06/1978
|
|
Title:
|
INSULATED-GATE FIELD-EFFECT TRANSISTOR WITH SELF-ALIGNED CONTACT HOLE TO SOURCE OR DRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/1979
|
Application #:
|
05900685
|
Filing Dt:
|
04/27/1978
|
|
Title:
|
OPTICALLY COUPLED ISOLATOR DEVICE AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1980
|
Application #:
|
05914637
|
Filing Dt:
|
06/12/1978
|
|
Title:
|
HEADLESS RESISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05918868
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/1980
|
Application #:
|
05921375
|
Filing Dt:
|
07/03/1978
|
|
Title:
|
INTEGRATED CIRCUIT STRUCTURES UTILIZING CONDUCTIVE BURIED REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1980
|
Application #:
|
05944687
|
Filing Dt:
|
09/22/1978
|
|
Title:
|
HIGH-PERFORMANCE ADDRESS BUFFER FOR RANDOM-ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1981
|
Application #:
|
05966182
|
Filing Dt:
|
12/04/1978
|
|
Title:
|
METHOD OF PRODUCING A METAL- SEMICONDUCTOR FIELD-EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1981
|
Application #:
|
05971623
|
Filing Dt:
|
12/20/1978
|
|
Title:
|
INVERSE TRANSISTOR COUPLED MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1980
|
Application #:
|
05972742
|
Filing Dt:
|
12/26/1978
|
|
Title:
|
COMPENSATION OF VBE NON-LINEARITIES OVER TEMPERATURE BY USING HIGH BASE SHEET RESISTIVITY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1980
|
Application #:
|
06001139
|
Filing Dt:
|
01/05/1979
|
|
Title:
|
SIGNAL CANCELLING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/1979
|
Application #:
|
06003674
|
Filing Dt:
|
01/15/1979
|
|
Title:
|
PROCESS FOR FORMING FIELD DIELECTRIC REGIONS IN SEMICONDUCTOR STRUCTURES WITHOUT ENCROACHING ON DEVICE REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1981
|
Application #:
|
06005928
|
Filing Dt:
|
01/24/1979
|
|
Title:
|
TRANSISTOR LOGIC TRISTATE OUTPUT WITH FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1981
|
Application #:
|
06005929
|
Filing Dt:
|
01/24/1979
|
|
Title:
|
TRANSISTOR LOGIC TRISTATE OUTPUT WITH REDUCED POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1980
|
Application #:
|
06007103
|
Filing Dt:
|
01/29/1979
|
|
Title:
|
MEMORY ARRAY WITH SEQUENTIAL ROW AND COLUMN ADDRESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1981
|
Application #:
|
06029604
|
Filing Dt:
|
04/13/1979
|
|
Title:
|
CHARGE-COUPLED DEVICE SERIAL ANALOG-TO-DIGITAL CONVERTER AND ASSOCIATED CONVERSION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1981
|
Application #:
|
06032045
|
Filing Dt:
|
04/23/1979
|
|
Title:
|
MERGED BIPOLAR/FIELD-EFFECT BISTABLE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1981
|
Application #:
|
06033667
|
Filing Dt:
|
04/26/1979
|
|
Title:
|
IGNITION CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1982
|
Application #:
|
06034380
|
Filing Dt:
|
04/30/1979
|
|
Title:
|
TRANSISTOR LOGIC OUTPUT FOR REDUCED POWER CONSUMPTION AND INCREASED SPEED DURING LOW TO HIGH TRANSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1981
|
Application #:
|
06034781
|
Filing Dt:
|
04/30/1979
|
|
Title:
|
PROCESS FOR PATTERNING METAL CONNECTIONS ON A SEMICONDUCTOR STRUCTURE BY USING A TUNGSTEN-TITANIUM ETCH RESISTANT LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1981
|
Application #:
|
06034824
|
Filing Dt:
|
04/30/1979
|
|
Title:
|
METHOD OF PREVENTING ETCH MASKING DURING WAFER ETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1981
|
Application #:
|
06039070
|
Filing Dt:
|
05/14/1979
|
|
Title:
|
METHOD FOR FORMING SHAPED BURIED LAYERS IN SEMICONDUCTOR DEVICES AND THE RESULTING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1981
|
Application #:
|
06039096
|
Filing Dt:
|
05/14/1979
|
|
Title:
|
EPROM RELIABILITY TEST CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1982
|
Application #:
|
06042116
|
Filing Dt:
|
05/24/1979
|
|
Title:
|
UNIVERSAL TEST FIXTURE EMPLOYING INTERCHANGEABLE WIRED PERSONALIZERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1981
|
Application #:
|
06050909
|
Filing Dt:
|
06/21/1979
|
|
Title:
|
ROM PROGRAM SECURITY CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1982
|
Application #:
|
06058638
|
Filing Dt:
|
07/19/1979
|
|
Title:
|
PRESET CIRCUIT FOR INFORMATION STORAGE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1982
|
Application #:
|
06058674
|
Filing Dt:
|
07/18/1979
|
|
Title:
|
TRANSISTOR LOGIC TRISTATE DEVICE WITH REDUCED OUTPUT CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1982
|
Application #:
|
06065991
|
Filing Dt:
|
08/13/1979
|
|
Title:
|
TRANSISTOR LOGIC OUTPUT DEVICE FOR DIVERSION OF MILLER CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1982
|
Application #:
|
06075435
|
Filing Dt:
|
09/13/1979
|
|
Title:
|
INPUT STAGE USING JUNCTION FIELD EFFECT TRANSISTORS FOR BIASING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1981
|
Application #:
|
06075916
|
Filing Dt:
|
09/17/1979
|
|
Title:
|
ELECTRONIC TESTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1981
|
Application #:
|
06086220
|
Filing Dt:
|
10/18/1979
|
|
Title:
|
ELECTRICAL VALIDATOR FOR A PRINTED CIRCUIT BOARD TEST FIXTURE AND A METHOD OF VALIDATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1982
|
Application #:
|
06104639
|
Filing Dt:
|
12/17/1979
|
|
Title:
|
VOLTAGE PROTECTION CIRCUIT FOR BINARY DATA-STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1982
|
Application #:
|
06110736
|
Filing Dt:
|
01/09/1980
|
|
Title:
|
IGNITION CONTROL SYSTEM WITH ELECTRONIC ADVANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1981
|
Application #:
|
06118168
|
Filing Dt:
|
02/04/1980
|
|
Title:
|
POWER SUPPLY WITH INCREASED DYNAMIC RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1982
|
Application #:
|
06118178
|
Filing Dt:
|
02/04/1980
|
|
Title:
|
METHOD FOR MAKING AN INTEGRATED INJECTION LOGIC STRUCTURE INCLUDING A SELF-ALIGNED BASE CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1981
|
Application #:
|
06118291
|
Filing Dt:
|
02/04/1980
|
|
Title:
|
METHOD OF FABRICATING SELF-ALIGNED LATERAL BIPOLAR TRANSISTOR UTILIZING SPECIAL MASKING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/1983
|
Application #:
|
06120426
|
Filing Dt:
|
02/11/1980
|
|
Title:
|
SENSE AMPLIFIER AND SENSING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1982
|
Application #:
|
06123717
|
Filing Dt:
|
02/22/1980
|
|
Title:
|
DATA LATCH WITH ENABLE SIGNAL GATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1981
|
Application #:
|
06129520
|
Filing Dt:
|
03/12/1980
|
|
Title:
|
SOLID STATE ALARM CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1981
|
Application #:
|
06133691
|
Filing Dt:
|
03/25/1980
|
|
Title:
|
DIGITAL-TO-ANALOG SWITCHING INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1981
|
Application #:
|
06133692
|
Filing Dt:
|
03/25/1980
|
|
Title:
|
PHASE LOCKED LOOP MOTOR SPEED CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1982
|
Application #:
|
06141040
|
Filing Dt:
|
04/17/1980
|
|
Title:
|
PROCESS FOR SUPPRESSING ELECTROMIGRATION IN CONDUCTING LINES FORMED ON INTEGRATED CIRCUITS BY CONTROL OF CRYSTALLINE BOUNDARY ORIENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1983
|
Application #:
|
06147100
|
Filing Dt:
|
05/07/1980
|
|
Title:
|
INTERRUPTIBLE MICROPROGRAM SEQUENCING UNIT AND MICROPROGRAMMED APPARATUS UTILIZING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1982
|
Application #:
|
06152638
|
Filing Dt:
|
05/23/1980
|
|
Title:
|
SENSE AMPLIFIER FOR CCD MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1982
|
Application #:
|
06154151
|
Filing Dt:
|
05/28/1980
|
|
Title:
|
COMPUTER-CONTROLLED HIGH-SPEED CIRCUIT FOR TESTING ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1983
|
Application #:
|
06155153
|
Filing Dt:
|
05/30/1980
|
|
Title:
|
ARITHMETIC LOGIC UNIT WITH IMPROVED BI-DIRECTIONAL DATA PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1983
|
Application #:
|
06155832
|
Filing Dt:
|
05/30/1980
|
|
Title:
|
HIGH PERFORMANCE MICROPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1981
|
Application #:
|
06157996
|
Filing Dt:
|
06/09/1980
|
|
Title:
|
PROCESS FOR PATTERNING METAL CONNECTIONS ON A SEMICONDUCTOR STRUCTURE BY USING AN ALUMINUM OXIDE ETCH RESISTANT LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1983
|
Application #:
|
06167614
|
Filing Dt:
|
07/11/1980
|
|
Title:
|
COMBINED INTEGRATED INJECTION LOGIC AND TRANSISTOR-TRANSISTOR LOGIC MICROPROCESSOR INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/1984
|
Application #:
|
06171762
|
Filing Dt:
|
07/24/1980
|
|
Title:
|
MOS COMPARATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1982
|
Application #:
|
06172745
|
Filing Dt:
|
07/28/1980
|
|
Title:
|
PLASMA PASSIVATION TECHNIQUE FOR THE PREVENTION OF POST-ETCH CORROSION OF PLASMA-ETCHED ALUMINUM FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1982
|
Application #:
|
06175174
|
Filing Dt:
|
08/04/1980
|
|
Title:
|
APPARATUS FOR CRYSTL SHAPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1982
|
Application #:
|
06176353
|
Filing Dt:
|
08/08/1980
|
|
Title:
|
METHOD FOR SEMICONDUCTOR MEMORY TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1983
|
Application #:
|
06186108
|
Filing Dt:
|
09/11/1980
|
|
Title:
|
MULTIPLE PREAMPLIFIERS WITH INTERVENING OVERFLOW CELL FOR CHARGE COUPLED IMAGING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1983
|
Application #:
|
06203182
|
Filing Dt:
|
11/03/1980
|
|
Title:
|
MOS BATTERY BACKUP CONTROLLER FOR MICROCOMPUTER RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1982
|
Application #:
|
06203183
|
Filing Dt:
|
11/03/1980
|
|
Title:
|
REGULATED MOS SUBSTRATE BIAS VOLTAGE GENERATOR FOR A STATIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1982
|
Application #:
|
06203774
|
Filing Dt:
|
11/03/1980
|
|
Title:
|
METHOD AND CIRCUITRY FOR CORRECTING ERRORS IN RECIRCULATING MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1983
|
Application #:
|
06204979
|
Filing Dt:
|
11/07/1980
|
|
Title:
|
METHOD AND APPARATUS FOR DIGITAL CONVERTER TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1983
|
Application #:
|
06207859
|
Filing Dt:
|
11/18/1980
|
|
Title:
|
ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1982
|
Application #:
|
06213708
|
Filing Dt:
|
12/08/1980
|
|
Title:
|
PRINTED CIRCUIT BOARD TEST FIXTURE HAVING INTERCHANGEABLE CARD PERSONALIZERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1983
|
Application #:
|
06214615
|
Filing Dt:
|
12/09/1980
|
|
Title:
|
MULTILAYER METAL SILICIDE INTERCONNECTIONS FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1982
|
Application #:
|
06216401
|
Filing Dt:
|
12/15/1980
|
|
Title:
|
A METHOD FOR FORMING A HEADLESS RESISTOR UTILIZING SELECTIVE DIFFUSION AND SPECIAL CONTACT FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1983
|
Application #:
|
06219294
|
Filing Dt:
|
12/22/1980
|
|
Title:
|
ADDRESS GATE FOR MEMORIES TO PROTECT STORED DATA, AND TO SIMPLIFY MEMORY TESTING, AND METHOD OF USE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1983
|
Application #:
|
06219784
|
Filing Dt:
|
12/24/1980
|
|
Title:
|
HIGH SPEED, NONVOLATILE, ELECTRICALLY ERASABLE MEMORY CELL AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1983
|
Application #:
|
06233347
|
Filing Dt:
|
02/11/1981
|
|
Title:
|
PRECISION OPTICAL SPACERS FOR IMAGE SENSOR FILTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1984
|
Application #:
|
06233348
|
Filing Dt:
|
02/11/1981
|
|
Title:
|
POLYCRYSTALLINE SILICON SCHOTTKY DIODE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1983
|
Application #:
|
06234289
|
Filing Dt:
|
02/17/1981
|
|
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR STRUCTURE HAVING REDUCED LATERAL SPACING BETWEEN BURIED REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1983
|
Application #:
|
06235803
|
Filing Dt:
|
02/19/1981
|
|
Title:
|
METHOD AND MEANS FOR INTERNAL ERROR CHECK IN A DIGITAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1983
|
Application #:
|
06235804
|
Filing Dt:
|
02/19/1981
|
|
Title:
|
METHOD AND MEANS FOR DIAGNOSTIC TESTING OF CCD MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/1984
|
Application #:
|
06243986
|
Filing Dt:
|
03/16/1981
|
|
Title:
|
BINARY GERMANIUM-SILICON INTERCONNECT AND ELECTRODE STRUCTURE FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1983
|
Application #:
|
06244395
|
Filing Dt:
|
03/16/1981
|
|
Title:
|
LASER SCANNING METHOD FOR ANNEALING, GLASS FLOW AND RELATED PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/1984
|
Application #:
|
06254334
|
Filing Dt:
|
04/14/1981
|
|
Title:
|
INTEGRATED CIRCUIT POWER TRANSISTOR ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/1983
|
Application #:
|
06254338
|
Filing Dt:
|
04/14/1981
|
|
Title:
|
SUPPLY VOLTAGE SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/1984
|
Application #:
|
06258866
|
Filing Dt:
|
04/30/1981
|
|
Title:
|
SERPENTINE CHARGE TRANSFER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1982
|
Application #:
|
06260514
|
Filing Dt:
|
05/04/1981
|
|
Title:
|
ALIGNMENT TARGET FOR ELECTRON-BEAM WRITE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1983
|
Application #:
|
06261842
|
Filing Dt:
|
05/08/1981
|
|
Title:
|
LOGIC STRUCTURE UTILIZING POLYCRYSTALINE SILICON SCHOTTKY DIODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1983
|
Application #:
|
06261843
|
Filing Dt:
|
05/08/1981
|
|
Title:
|
PROCESS FOR FABRICATING NON-ENCROACHING PLANAR INSULATING REGIONS IN INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/1984
|
Application #:
|
06262568
|
Filing Dt:
|
05/11/1981
|
|
Title:
|
METHOD OF FORMING SELF-ALIGNED LATERAL BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1983
|
Application #:
|
06262595
|
Filing Dt:
|
05/11/1981
|
|
Title:
|
BONDING WIRE BALL FORMING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1982
|
Application #:
|
06264928
|
Filing Dt:
|
05/18/1981
|
|
Title:
|
METHOD FOR ANALYZING A DIGITAL TO-ANALOG CONVERTER WITH A NONIDEAL ANALOG-TO-DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1983
|
Application #:
|
06282569
|
Filing Dt:
|
07/13/1981
|
|
Title:
|
RADIATION PROTECTION FOR INTEGRATED CIRCUITS UTILIZING TAPE AUTOMATED BONDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1983
|
Application #:
|
06282767
|
Filing Dt:
|
07/13/1981
|
|
Title:
|
RANDOM ACCESS MEMORY DUAL WORD LINE RECOVERY CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1982
|
Application #:
|
06282768
|
Filing Dt:
|
07/13/1981
|
|
Title:
|
METHOD FOR LPCVD CO-DEPOSITION OF METAL AND SILICON TO FORM METAL SILICIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1983
|
Application #:
|
06282893
|
Filing Dt:
|
07/13/1981
|
|
Title:
|
RANDOM ACCESS MEMORY PRESET CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1984
|
Application #:
|
06294411
|
Filing Dt:
|
08/19/1981
|
|
Title:
|
LEAD FRAME WIRE BONDING BY PREHEATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1983
|
Application #:
|
06295417
|
Filing Dt:
|
08/24/1981
|
|
Title:
|
METHOD OF DETECTING AND REPAIRING LATENT DEFECTS IN A SEMICONDUCTOR DIELECTRIC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1985
|
Application #:
|
06300706
|
Filing Dt:
|
06/30/1981
|
|
Title:
|
LASER INDUCED FLOW OF GLASS BOND MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1983
|
Application #:
|
06306116
|
Filing Dt:
|
09/28/1981
|
|
Title:
|
LIFT-OFF SHADOW MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1984
|
Application #:
|
06307322
|
Filing Dt:
|
09/30/1981
|
|
Title:
|
DIGITAL TESTER LOCAL MEMORY DATA STORAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/1984
|
Application #:
|
06308070
|
Filing Dt:
|
10/02/1981
|
|
Title:
|
TRI-LEVEL INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/1984
|
Application #:
|
06308073
|
Filing Dt:
|
10/02/1981
|
|
Title:
|
DYNAMIC TTL INPUT COMPARATOR FOR CMOS DEVICES
|
|
