Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 008310/0214 | |
| Pages: | 2 |
| | Recorded: | 01/14/1997 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08426384
|
Filing Dt:
|
04/21/1995
|
Title:
|
LOGIC GATE CIRCUIT AND PARALLEL BIT TEST CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICES, CAPABLE OF OPERATION AT LOW POWER SOURCE LEVELS
|
|
Assignee
|
|
|
6, KANDA SURUGADAI 4-CHOME CHIYODA-KU |
TOKYO 101, JAPAN |
|
Correspondence name and address
|
|
ANTONELLI, TERRY ET AL
|
|
GREGORY E. MONTONE
|
|
1300 N. SEVENTEENTH STREET
|
|
SUITE 1800
|
|
ARLINGTON, VA 22209
|
Search Results as of:
04/27/2024 03:51 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|