Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 008397/0471 | |
| Pages: | 3 |
| | Recorded: | 02/26/1997 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08806686
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SYSTEM FOR SIMULTANEOUSLY WRITING BACK CACHED DATA VIA FIRST BUS AND TRANSFERRING CACHED DATA TO SECOND BUS WHEN READ REQUEST IS CACHED AND DIRTY
|
|
|
Assignee
|
|
|
|
|
| 72 HORIKAWA-CHO, SAIWAI-KU |
| KAWASHIKI-SHI, JAPAN |
|
|
Correspondence name and address
|
| |
FINNEGAN, HENDERSON, FARABOW ET AL
|
| |
RICHARD V. BURGUJIAN
|
| |
1300 I STREET, N.W.
|
| |
WASHINGTON, D.C. 20005-3315
|
Search Results as of:
05/04/2024 07:26 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
