Total properties:
29
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05691686
|
Filing Dt:
|
|
Title:
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05691955
|
Filing Dt:
|
|
Title:
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05756509
|
Filing Dt:
|
|
Title:
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/1980
|
Application #:
|
05829770
|
Filing Dt:
|
09/01/1977
|
Title:
|
INTEGRATED TEST AND ASSEMBLY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1981
|
Application #:
|
05899124
|
Filing Dt:
|
04/24/1978
|
Title:
|
VARIABLE SIZE CHARACTER GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05905264
|
Filing Dt:
|
|
Title:
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05954513
|
Filing Dt:
|
|
Title:
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1981
|
Application #:
|
06067660
|
Filing Dt:
|
08/20/1979
|
Title:
|
INTEGRATED CIRCUIT COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1981
|
Application #:
|
06090813
|
Filing Dt:
|
11/02/1979
|
Title:
|
ELECTRONIC CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1982
|
Application #:
|
06096118
|
Filing Dt:
|
11/20/1979
|
Title:
|
INTEGRATED TEST AND ASSEMBLY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1982
|
Application #:
|
06124191
|
Filing Dt:
|
02/25/1980
|
Title:
|
METHOD AND APPARATUS OF BUS ARBITRATION USING COMPARISON OF COMPOSITE SIGNALS WITH DEVICE SIGNALS TO DETERMINE DEVICE PRIORITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1982
|
Application #:
|
06125721
|
Filing Dt:
|
02/28/1980
|
Title:
|
MEMORY BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1983
|
Application #:
|
06168899
|
Filing Dt:
|
07/11/1980
|
Title:
|
DISTRIBUTED SIGNAL PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1983
|
Application #:
|
06210095
|
Filing Dt:
|
11/24/1980
|
Title:
|
PROGRAMMABLE READ ONLY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/1984
|
Application #:
|
06335026
|
Filing Dt:
|
12/28/1981
|
Title:
|
DUAL FETCH MICROSEQUENCER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/1984
|
Application #:
|
06350860
|
Filing Dt:
|
02/22/1982
|
Title:
|
FLOATING POINT ADDITION ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1985
|
Application #:
|
06435004
|
Filing Dt:
|
10/18/1982
|
Title:
|
SEMICONDUCTOR STRUCTURES AND MANFACTURING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1985
|
Application #:
|
06438142
|
Filing Dt:
|
11/01/1982
|
Title:
|
BIDIRECTIONAL DATA BYTE ALIGNER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1985
|
Application #:
|
06452169
|
Filing Dt:
|
12/22/1982
|
Title:
|
CONFIGURABLE LOGIC GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1987
|
Application #:
|
06671710
|
Filing Dt:
|
11/15/1984
|
Title:
|
POWER SWITCHED READ-ONLY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1988
|
Application #:
|
06750943
|
Filing Dt:
|
07/01/1985
|
Title:
|
OPTICAL ELEMENTS HAVING BURIED LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1987
|
Application #:
|
06850642
|
Filing Dt:
|
04/11/1986
|
Title:
|
TRANSMISSION-GATE STRUCTURED LOGIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1988
|
Application #:
|
07105418
|
Filing Dt:
|
10/07/1987
|
Title:
|
NON-DISSIPATIVE SNUBBER CIRCUIT FOR HIGH-EFFICIENCY SWITCHING POWER SUPPLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1989
|
Application #:
|
07135579
|
Filing Dt:
|
12/21/1987
|
Title:
|
METHOD AND APPARATUS FOR ADDRESSING A MEMORY BY ARRAY TRANSFORMATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1989
|
Application #:
|
07175637
|
Filing Dt:
|
03/28/1988
|
Title:
|
METALORGANIC CHEMICAL VAPOR DEPOSITION GROWTH OF GROUP II-VI SEMICONDUCTOR MATERIALS HAVING IMPROVED COMPOSITIONAL UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/1990
|
Application #:
|
07279607
|
Filing Dt:
|
12/05/1988
|
Title:
|
METHOD AND APPARATUS FOR ADDRESSING A MEMORY BY ARRAY TRANSFORMATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/1990
|
Application #:
|
07290713
|
Filing Dt:
|
12/27/1988
|
Title:
|
DISTRIBUTED AMPLIFYING SWITCH/RF SIGNAL SPLITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1991
|
Application #:
|
07355739
|
Filing Dt:
|
05/22/1989
|
Title:
|
ACTIVE BALUN
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
UNAVAILABLE
|
Filing Dt:
|
|
Title:
|
|
|