Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 008928/0073 | |
| Pages: | 5 |
| | Recorded: | 01/12/1998 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09005471
|
Filing Dt:
|
01/12/1998
|
Title:
|
METHOD AND APPARATUS FOR GENERATING AND LOGICALLY COMBINING LESS THAN (LT), GREATER THAN (GT), AND EQUAL TO (EQ) CONDITION CODE BITS CONCURRENTLY WITH THE EXECUTION OF AN ARITHMETIC OR LOGICAL OPERATION
|
|
Assignee
|
|
|
OLD ORCHARD ROAD |
ARMONK, NEW YORK 10504 |
|
Correspondence name and address
|
|
IBM CORPORATION
|
|
CASIMER K. SALYS
|
|
INTEL. PROPERTY LAW INTERNAL ZIP 4054
|
|
11400 BURNET ROAD
|
|
AUSTIN, TX 78758
|
Search Results as of:
05/14/2024 12:43 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|