Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 009171/0963 | |
| Pages: | 2 |
| | Recorded: | 04/29/1998 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1995
|
Application #:
|
08012644
|
Filing Dt:
|
02/03/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING ECC CIRCUIT FOR DECREASING THE NUMBER OF COMMON BUS LINES TO REALIZE LARGE SCALE INTEGRATION AND LOW POWER CONSUMPTION
|
|
|
Assignee
|
|
|
|
|
| 1-1, HINODAI 3-CHOME |
| HINO-SHI, TOKYO 191, JAPAN |
|
|
Correspondence name and address
|
| |
PILLSBURY MADISON & SUTRO LLP
|
| |
G. LLOYD KNIGHT
|
| |
1100 NEW YORK AVENUE, N.W.
|
| |
NINTH FLOOR, EAST TOWER
|
| |
WASHINGTON, D.C 20005-3918
|
Search Results as of:
04/29/2024 11:49 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
