Total properties:
21
|
|
Patent #:
|
|
Issue Dt:
|
01/11/1994
|
Application #:
|
07864701
|
Filing Dt:
|
04/07/1992
|
Title:
|
VOLTAGE COMPENSATING CMOS INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1993
|
Application #:
|
07933433
|
Filing Dt:
|
08/20/1992
|
Title:
|
METHOD OF FORMING LOCAL ETCH STOP LANDING PADS FOR SIMULTANEOUS, SELF- ALIGNED DRY ETCHING OF CONTACT VIAS WITH VARIOUS DEPTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1993
|
Application #:
|
07946196
|
Filing Dt:
|
09/16/1992
|
Title:
|
OUTPUT ESD PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/1994
|
Application #:
|
07981631
|
Filing Dt:
|
11/25/1992
|
Title:
|
TRENCH ISOLATION USING GATED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1993
|
Application #:
|
07988626
|
Filing Dt:
|
12/10/1992
|
Title:
|
METHOD OF CONDUCTOR ISOLATION FROM A CONDUCTIVE CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1994
|
Application #:
|
08004363
|
Filing Dt:
|
01/14/1993
|
Title:
|
ADJUSTABLE BUFFER/DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
08017067
|
Filing Dt:
|
02/12/1993
|
Title:
|
MULTI-PIN STACKED CAPACITOR UTILIZING MICRO VILLUS PATTERNING IN A CONTAINER CELL AND METHOD TO FABRICATE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1994
|
Application #:
|
08029088
|
Filing Dt:
|
03/10/1993
|
Title:
|
ON CHIP DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/1994
|
Application #:
|
08058554
|
Filing Dt:
|
05/04/1993
|
Title:
|
PROCESS TO MANUFACTURE CROWN STACKED CAPACITOR STRUCTURES WITH HSG-RUGGED POLYSILICON ON ALL SIDES OF THE STORAGE NODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1994
|
Application #:
|
08104523
|
Filing Dt:
|
08/10/1993
|
Title:
|
THIN FILM TRANSISTOR (TFT) LOADS FORMED IN RECESSED PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1994
|
Application #:
|
08105276
|
Filing Dt:
|
08/12/1993
|
Title:
|
PLANARIZATION OF A GATE ELECTRODE FOR IMPROVED GATE PATTERNING OVER NON-PLANAR ACTIVE AREA ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
08106503
|
Filing Dt:
|
08/13/1993
|
Title:
|
METHOD FOR FORMING ENHANCED CAPACITANCE STACKED CAPACITOR STRUCTURES USING HEMI-SPHERICAL GRAIN POLYSILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
08116100
|
Filing Dt:
|
09/02/1993
|
Title:
|
INPUT ESD PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1994
|
Application #:
|
08122639
|
Filing Dt:
|
09/15/1993
|
Title:
|
TECHNIQUE TO FABRICATE A CONTAINER STRUCTURE WITH ROUGH INNER AND OUTER SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1994
|
Application #:
|
08135214
|
Filing Dt:
|
10/12/1993
|
Title:
|
VOLTAGE COMPENSATING CMOS INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08149855
|
Filing Dt:
|
11/10/1993
|
Title:
|
SYSTEM FOR COMPENSATING AGAINST WAFER EDGE HEAT LOSS IN RAPID THERMAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
08193678
|
Filing Dt:
|
02/08/1994
|
Title:
|
BARRIER PROCESS FOR TA2O5 CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08242230
|
Filing Dt:
|
05/13/1994
|
Title:
|
METHOD OF ETCHING WSIX FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/1995
|
Application #:
|
08250897
|
Filing Dt:
|
05/31/1994
|
Title:
|
SUB-MICRON DIFFUSION AREA ISOLATION WITH SI-SEG FOR A DRAM ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
08268489
|
Filing Dt:
|
06/30/1994
|
Title:
|
METHOD OF FORMING A LOW RESISTIVE CURRENT PATH BETWEEN A BURIED CONTACT AND A DIFFUSION REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08427941
|
Filing Dt:
|
04/25/1995
|
Title:
|
METHOD FOR OPTIMIZING THERMAL BUDGETS IN FABRICATING SEMICONDUCTORS
|
|