|
Total properties:
17
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08477781
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
INTEROPERABILITY WITH MULTIPLE INSTRUCTION SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08510705
|
Filing Dt:
|
08/03/1995
|
|
Title:
|
EXCEPTION HANDLING METHOD AND APPARATUS IN DATA PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08510712
|
Filing Dt:
|
08/03/1995
|
|
Title:
|
DATA PROCESSING DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08515543
|
Filing Dt:
|
08/16/1995
|
|
Title:
|
DATA MEMORIES AND METHOD FOR STORING MULTIPLE CATEGORIES OF DATA IN LATCHES DEDICATED TO PARTICULAR CATEGORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08527156
|
Filing Dt:
|
09/12/1995
|
|
Title:
|
DIGITAL CIRCUIT SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08528475
|
Filing Dt:
|
09/12/1995
|
|
Title:
|
CONTROLLING PROCESSING CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08585247
|
Filing Dt:
|
12/22/1995
|
|
Title:
|
PROGRAM COUNTER SAVE ON RESET SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08589180
|
Filing Dt:
|
01/19/1996
|
|
Title:
|
DATA MEMORY AND PROCESSOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08591588
|
Filing Dt:
|
02/09/1996
|
|
Title:
|
DATA BUS INCLUDING ADDRESS REQUEST LINE FOR ALLOWING REQUEST FOR A SUBSEQUENT ADDRESS WORD DURING A BURST MODE TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08667330
|
Filing Dt:
|
06/20/1996
|
|
Title:
|
INTEGRATED CIRCUIT CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08675369
|
Filing Dt:
|
07/02/1996
|
|
Title:
|
DATA STORAGE APPARATUS AND METHOD WITH TWO STAGE READING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08735046
|
Filing Dt:
|
10/22/1996
|
|
Title:
|
DATA PROCESSING WITH MULTIPLE INSTRUCTION SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08742071
|
Filing Dt:
|
10/31/1996
|
|
Title:
|
SELECTABLE PROCESSING REGISTERS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08744121
|
Filing Dt:
|
11/05/1996
|
|
Title:
|
APPARATUS AND METHOD FOR SWITCHING ASYNCHRONOUS CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08747196
|
Filing Dt:
|
11/12/1996
|
|
Title:
|
INVALID WRITE RECOVERY APPARATUS AND METHOD WITHIN CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08758292
|
Filing Dt:
|
12/03/1996
|
|
Title:
|
INTEGRATED CIRCUIT TEST CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08852120
|
Filing Dt:
|
05/06/1997
|
|
Title:
|
SELECTIVELY OPERABLE CACHE MEMORY
|
|
