|
Total properties:
18
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1983
|
Application #:
|
06232456
|
Filing Dt:
|
02/06/1981
|
|
Title:
|
N,N-DIMETHYLACRYLAMIDE/2-ACRYLAMIDO-2-METHYLPROPANE SULFONIC ACID COPOLYMERS FOR ENHANCED PETROLEUM RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1992
|
Application #:
|
07631186
|
Filing Dt:
|
12/20/1990
|
|
Title:
|
A BLOCK DIAGRAM SIMULATOR USING A LIBRARY FOR GENERATION OF A COMPUTER PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
07717535
|
Filing Dt:
|
06/19/1991
|
|
Title:
|
METHOD FOR PREPARING AND DYNAMICALLY LOADING CONTEXT FILES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/1994
|
Application #:
|
07718969
|
Filing Dt:
|
06/21/1991
|
|
Title:
|
SHORT LOCATOR METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1994
|
Application #:
|
07824599
|
Filing Dt:
|
01/23/1992
|
|
Title:
|
HIERARCHICAL ORDERING OF LOGICAL ELEMENTS IN THE CANONICAL MAPPING OF NET LISTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
07843712
|
Filing Dt:
|
02/28/1992
|
|
Title:
|
MULTIPLE-LAYER CONTOUR SEARCHING METHOD AND APPARATUS FOR CIRCUIT BUILDING BLOCK PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1994
|
Application #:
|
07859057
|
Filing Dt:
|
03/27/1992
|
|
Title:
|
METHOD AND MEANS FOR COMMUNICATION BETWEEN SIMULATION ENGINE AND COMPONENT MODELS IN A CIRCUIT SIMULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1994
|
Application #:
|
07861939
|
Filing Dt:
|
04/02/1992
|
|
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING COMPUTER FILE COMPILATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
07889831
|
Filing Dt:
|
05/26/1992
|
|
Title:
|
HIER ARCHICAL PITCHMATCHING COMPACTION METHOD AND SYSTEM FOR INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
07967636
|
Filing Dt:
|
10/27/1992
|
|
Title:
|
METHOD OF SIMULATING DATA TRAFFIC ON A NETWORK IN ACCORDANCE WITH A CLIENT SERVER PARADIGM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/1994
|
Application #:
|
07970640
|
Filing Dt:
|
11/02/1992
|
|
Title:
|
CLONING METHOD AND SYSTEM FOR HIERARCHICAL COMPACTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1995
|
Application #:
|
08076015
|
Filing Dt:
|
06/14/1993
|
|
Title:
|
METHOD FOR MODELING BIDIRECTIONAL OR MULTIPLICATIVELY DRIVEN SIGNAL PATHS IN A SYSTEM TO ACHIEVE A GENERAL PURPOSE STATICALLY SCHEDULED SIMULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08096604
|
Filing Dt:
|
07/22/1993
|
|
Title:
|
DOUBLE-SIDED PLACEMENT OF COMPONENTS ON PRINTED CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08124330
|
Filing Dt:
|
09/20/1993
|
|
Title:
|
DATA REDUCTION IN A SYSTEM FOR ANALYZING GEOMETRIC DATABASES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08142782
|
Filing Dt:
|
10/26/1993
|
|
Title:
|
SYSTEM AND METHOD FOR ESTIMATING CROSSTALK BETWEEN SIGNAL LINES IN A CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08238148
|
Filing Dt:
|
05/03/1994
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING TIMING ERRORS IN DIGITAL CIRCUIT DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08249868
|
Filing Dt:
|
05/26/1994
|
|
Title:
|
TIMING ANALYSIS FOR LOGIC OPTIMIZATION USING TARGET LIBRARY DELAY VALUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
UNAVAILABLE
|
Filing Dt:
|
|
|
Title:
|
|
|
