Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 009728/0831 | |
| Pages: | 6 |
| | Recorded: | 01/25/1999 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09146843
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS, METHODS OF FORMING SILICON DIOXIDE, METHODS OF FORMING TRENCH ISOLATION REGIONS, AND METHODS OF FORMING INTERLEVEL DIELECTRIC LAYERS
|
|
|
Assignee
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY |
| BOISE, IDAHO 83706 |
|
|
Correspondence name and address
|
| |
WELLS, ST. JOHN, ROBERTS, GREGORY ET AL.
|
| |
DAVID G. LATWESEN, PH.D.
|
| |
601 W. FIRST AVENUE, STE. 1300
|
| |
SPOKANE, WA 99201-3828
|
Search Results as of:
05/20/2024 10:51 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
