Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 009937/0290 | |
| Pages: | 3 |
| | Recorded: | 04/30/1999 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09302505
|
Filing Dt:
|
04/30/1999
|
|
Title:
|
ON-CHIP ERROR DETECTION AND CORRECTION SYSTEM FOR AN EMBEDDED NON-VOLATILE MEMORY ARRAY AND METHOD OF OPERATION
|
|
|
Assignee
|
|
|
|
|
| 1303 EAST ALGONQUIN RAOD |
| SCHAUMBURG, ILLINOIS 60196 |
|
|
Correspondence name and address
|
| |
MOTOROLA, INC.
|
| |
LEE C. CHASTAIN
|
| |
AUSTIN INTELLECTUAL PROPERTY LAW SECTION
|
| |
7700 W. PARMER LANE
|
| |
AUSTIN, TX 78729
|
Search Results as of:
05/17/2024 02:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
