Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 010149/0280 | |
| Pages: | 4 |
| | Recorded: | 08/03/1999 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09366504
|
Filing Dt:
|
08/03/1999
|
Title:
|
ARITHMETIC UNIT, DIGITAL SIGNAL PROCESSOR, METHOD OF SCHEDULING MULTIPLICATION IN AN ARITHMETIC UNIT, METHOD OF SELECTIVELY DELAYING ADDING AND METHOD OF SELECTIVELY ADDING DURING A FIRST OR SECOND CLOCK CYCLE
|
|
Assignee
|
|
|
1109 MCKAY DR. |
SAN JOSE, CALIFORNIA 95131 |
|
Correspondence name and address
|
|
WELLS, ST. JOHN, ROBERTS, ET AL.
|
|
FREDERICK M. FLIEGEL
|
|
601 W. FIRST AVENUE, SUITE 1300
|
|
SPOKANE, WA 99201-3828
|
Search Results as of:
05/08/2024 01:49 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|