skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:010469/0587   Pages: 2
Recorded: 12/16/1999
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
08/13/2002
Application #:
09464741
Filing Dt:
12/16/1999
Title:
METHOD FOR PROGRAMMING AN FPGA AND IMPLEMENTING AN FPGA INTERCONNECT USING CLOCK CONTROLS
Assignor
1
Exec Dt:
12/14/1999
Assignee
1
INTELLECTUAL PROPERTY LAW DEPARTMENT-M/S D-106
1551 MCCARTHY BOULEVARD
MILPITAS, CALIFORNIA 95035
Correspondence name and address
LSI LOGIC CORPORATION
CHRISTOPHER P. MAIORANA
INTELL PROPERTY LAW DEPARTMENT-M/S D-106
1551 MCCARTHY BOULEVARD
MILPITAS, CA 95035

Search Results as of: 05/15/2024 08:09 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT