Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010501/0287 | |
| Pages: | 3 |
| | Recorded: | 01/06/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09477692
|
Filing Dt:
|
01/06/2000
|
|
Title:
|
SYSTEM FOR MODELIING A PROCESSOR -ENCODER INTERFACE BY COUNTING NUMBER OF FAST CLOCK CYCLES OCCURING IN ONE SLOWER CLOCK CYCLE AND TRIGGERING A DOMAIN MODULE IF FAST CLOCK REACHES THE CORRESPONDING NUMBER OF CYCLES
|
|
|
Assignee
|
|
|
|
|
| 1551 MCCARTHY BLVD. |
| MILPITAS, CALIFORNIA 95035 |
|
|
Correspondence name and address
|
| |
LSI LOGIC CORPORATION
|
| |
SANDEEP JAGGI
|
| |
INTELLECTUAL PROPERTY LAW DEPARTMENT
|
| |
1551 MCCARTHY BLVD.
|
| |
MILIPITAS, CA 95035
|
Search Results as of:
05/15/2024 12:02 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
