Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010619/0715 | |
| Pages: | 5 |
| | Recorded: | 02/11/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09503634
|
Filing Dt:
|
02/14/2000
|
|
Title:
|
Method of forming a gate structure of a transistor by means of scalable spacer technology
|
|
|
Assignee
|
|
|
|
|
| 5204 E. BEN WHITE BLVD. |
| AUSTIN, TEXAS 78741 |
|
|
Correspondence name and address
|
| |
WILLIAMS, MORGAN & AMERSON, P.C.
|
| |
J. MIKE AMERSON
|
| |
7676 HILLMONT, SUITE 250
|
| |
HOUSTON, TEXAS 77040
|
Search Results as of:
05/22/2024 01:27 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
