Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010700/0570 | |
| Pages: | 5 |
| | Recorded: | 03/20/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09478827
|
Filing Dt:
|
01/06/2000
|
|
Title:
|
INSTRUCTION CACHE MEMORY INCLUDES A CLOCK GATE CIRCUIT FOR SELECTIVELY SUPPLING A CLOCK SIGNAL TO TAG RAM TO REDUCE POWER CONSUMPTION
|
|
|
Assignee
|
|
|
|
|
| 72 HORIKAWA-CHO, SAIWAI-KU |
| KAWASAKI-SHI, JAPAN |
|
|
Correspondence name and address
|
| |
LOEB & LOEB LLLP
|
| |
WILLIAM WRIGHT, ESQ. (RN 36,312)
|
| |
10100 SANTA MONICA BLVD., 22ND FLOOR
|
| |
LOS ANGELES, CA 90067-4164
|
Search Results as of:
04/17/2024 11:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
