Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010733/0139 | |
| Pages: | 2 |
| | Recorded: | 03/30/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09539429
|
Filing Dt:
|
03/30/2000
|
|
Title:
|
Merged memory-logic semicnductor device having built-in slef test circuit
|
|
|
Assignee
|
|
|
|
|
| 416 MAETAN-DONG, PALDAL-GU |
| SUWON-CITY, KYUNGKI-DO, KOREA, REPUBLIC OF |
|
|
Correspondence name and address
|
| |
SKJERVEN, MORRILL, MACPHERSON, ETAL
|
| |
DAVID W. HEID
|
| |
25 METRO DRIVE, SUITE 700
|
| |
SAN JOSE, CA 95110
|
Search Results as of:
05/08/2024 11:30 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
