Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010876/0432 | |
| Pages: | 3 |
| | Recorded: | 06/14/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09594442
|
Filing Dt:
|
06/14/2000
|
|
Title:
|
Semiconductor memory having segmented row repair
|
|
|
Assignee
|
|
|
|
|
| 8000 S. FEDERAL WAY |
| BOISE, IDAHO 83706 |
|
|
Correspondence name and address
|
| |
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP
|
| |
THOMAS J. D'AMICO
|
| |
ATTY.DKT. M4065.0351/P351
|
| |
2101 L STREET NW
|
| |
WASHINGTON, DC 20037-1526
|
Search Results as of:
04/28/2024 05:52 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
