Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010915/0052 | |
| Pages: | 7 |
| | Recorded: | 07/03/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09609897
|
Filing Dt:
|
07/03/2000
|
|
Title:
|
Method and low-power circuits used to generate accurate drain voltage for flash memory core cells in read mode
|
|
|
Assignee
|
|
|
|
|
| ONE AMD PLACE |
| SUNNYVALE, CALIFORNIA 94088 |
|
|
Correspondence name and address
|
| |
LAW OFFICES OF DAVIS CHIN
|
| |
DAVIS CHIN
|
| |
111 W. WASHINGTON ST., SUITE 1025
|
| |
CHICAGO, IL 60602-2378
|
Search Results as of:
05/22/2024 07:29 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
