Total properties:
53
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
08889193
|
Filing Dt:
|
07/08/1997
|
Title:
|
DIGITAL AUDIO PROCESSOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
08953626
|
Filing Dt:
|
10/17/1997
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
SOUND CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
08985959
|
Filing Dt:
|
12/05/1997
|
Title:
|
BALL GRID ARRAY SEMICONDUCTOR PACKAGE COMPRISED OF TWO LEAD FRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09013095
|
Filing Dt:
|
01/26/1998
|
Title:
|
PLANARIZATION METHOD FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09021939
|
Filing Dt:
|
02/11/1998
|
Title:
|
SERIAL DATA TRANSMISSION APPARATUS AND METHOD WITH A DATA CHECKING FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09066682
|
Filing Dt:
|
04/28/1998
|
Title:
|
COLOR LCD DRIVER WITH A YUV TO RGB CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09114290
|
Filing Dt:
|
07/13/1998
|
Title:
|
FABRICATION METHOD FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09120116
|
Filing Dt:
|
07/22/1998
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A TRENCH AND A GATE ELECTRODE VERTICALLY FORMED ON A WALL OF THE TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09129000
|
Filing Dt:
|
08/04/1998
|
Title:
|
MANUFACTURING METHOD OF INTERCONNECTION LAYER FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09145978
|
Filing Dt:
|
09/03/1998
|
Title:
|
DATA PROTECTION CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09154098
|
Filing Dt:
|
09/16/1998
|
Title:
|
FOD(FIRST-ONE-DETECTOR ) CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09166185
|
Filing Dt:
|
10/05/1998
|
Title:
|
INTERCONNECTION FABRICATION METHOD FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09170105
|
Filing Dt:
|
10/13/1998
|
Title:
|
PIXEL STRUCTURE OF ACTIVE PIXEL SENSOR (APS) WITH ELECTRONIC SHUTTER FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09178476
|
Filing Dt:
|
10/26/1998
|
Title:
|
REFERENCE VOLTAGE GENERATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09178895
|
Filing Dt:
|
10/27/1998
|
Title:
|
PULSE GENERATING CIRCUIT FOR DYNAMIC RANDOM ACCESS MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09187003
|
Filing Dt:
|
11/06/1998
|
Title:
|
FABRICATION METHOD OF GATE ELECTRODE HAVING DUAL GATE INSULATING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09188106
|
Filing Dt:
|
11/09/1998
|
Title:
|
REFLECTION TYPE LCD PIXEL HAVING OUTER LOW REFLECTIVITY REGION SURROUNDING HIGH REFLECTIVITY REGION UPON WHICH MICROLENS LIGHT IS FOCUSSED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09189800
|
Filing Dt:
|
11/12/1998
|
Title:
|
METAL-ORGANIC (MO) CHEMICAL VAPOR DEPOSITION METHOD AND MO CHEMICAL VAPOR DEPOSITION REACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09195996
|
Filing Dt:
|
11/20/1998
|
Title:
|
A METHOD OF FABRICATING A SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09217988
|
Filing Dt:
|
12/22/1998
|
Title:
|
MEMORY CELL STRUCTURE FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09225304
|
Filing Dt:
|
01/05/1999
|
Title:
|
START-UP CIRCUIT FOR VOLTAGE REFERENCE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09243534
|
Filing Dt:
|
02/03/1999
|
Title:
|
DUAL GATE MOSFET FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09246948
|
Filing Dt:
|
02/09/1999
|
Title:
|
BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09280449
|
Filing Dt:
|
03/30/1999
|
Title:
|
MULTIPLIER FOR OPERATING N BITS AND N/2 BITS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09285886
|
Filing Dt:
|
04/07/1999
|
Title:
|
FABRICATION METHOD OF TRIPLE POLYSILICON FLASH EEPROM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09285887
|
Filing Dt:
|
04/07/1999
|
Title:
|
PHASE LOCKED LOOP USING LOCK DETECTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09291980
|
Filing Dt:
|
04/15/1999
|
Title:
|
TRANSCONDUCTANCE CONTROL CIRCUIT FOR RAIL-TO-RAIL (RTR) DIFFERENTIAL INPUT TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09300918
|
Filing Dt:
|
04/28/1999
|
Title:
|
INPUT BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09303688
|
Filing Dt:
|
05/03/1999
|
Title:
|
PIPELINED FAST FOURIER TRANSFORM (FFT) PROCESSOR HAVING CONVERGENT BLOCK FLOATING POINT (CBFP) ALGORITHM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09315950
|
Filing Dt:
|
05/21/1999
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
STACKED STRUCTURE OF STACKABLE SEMICONDUCTOR PACKAGES AND METHOD OF STACKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09320554
|
Filing Dt:
|
05/27/1999
|
Title:
|
FABRICATING METHOD OF MULTI-LEVEL WIRING STRUCTURE FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09325412
|
Filing Dt:
|
06/04/1999
|
Title:
|
VOLTAGE DROP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09357306
|
Filing Dt:
|
07/20/1999
|
Title:
|
METHOD FOR FABRICATING ELECTRODE STRUCTURE OF CAPACITOR FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09392632
|
Filing Dt:
|
09/09/1999
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09397137
|
Filing Dt:
|
09/16/1999
|
Title:
|
METHOD OF GENERATING MASK DATA IN FABRICATING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09401533
|
Filing Dt:
|
09/22/1999
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09409064
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD FOR FABRICATING METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09415267
|
Filing Dt:
|
10/12/1999
|
Title:
|
SEMICONDUCTOR CHIP PACKAGE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09415268
|
Filing Dt:
|
10/12/1999
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
LEAD FRAME AND BOTTOM LEAD SEMICONDUCTOR PACKAGE USING THE LEAD FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09417775
|
Filing Dt:
|
10/14/1999
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09432252
|
Filing Dt:
|
11/02/1999
|
Title:
|
CYCLIC ANALOG TO DIGITAL CONVERTER WITH MIS-OPERATION DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09441206
|
Filing Dt:
|
11/16/1999
|
Title:
|
IMPURITY ION SEGREGATION PRECLUDING LAYER, FABRICATION METHOD THEREOF, ISOLATION STRUCTURE FOR SEMICONDUCTOR DEVICE USING THE IMPURITY ION SEGREGATION PRECLUDING LAYER AND FABRICATING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09441893
|
Filing Dt:
|
11/17/1999
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
METHOD OF FABRICATING WIRES FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09451852
|
Filing Dt:
|
12/01/1999
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09457890
|
Filing Dt:
|
12/10/1999
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTING CIRCUIT FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09458699
|
Filing Dt:
|
12/13/1999
|
Title:
|
DRAM CELL ARRAY NOT REQUIRING A DEVICE ISOLATION LAYER BETWEEN CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09476380
|
Filing Dt:
|
01/03/2000
|
Title:
|
DELAY LOCKED LOOP USING BIDIRECTIONAL DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09478490
|
Filing Dt:
|
01/06/2000
|
Title:
|
METHOD OF FABRICATING SRAM CELL HAVING A FIELD REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09496216
|
Filing Dt:
|
02/01/2000
|
Title:
|
Linear gain control amplifier
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09511890
|
Filing Dt:
|
02/23/2000
|
Title:
|
GAS INJECTION SYSTEM FOR CHEMICAL VAPOR DEPOSITION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09524391
|
Filing Dt:
|
03/13/2000
|
Title:
|
LCD COLUMN DRIVING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09551527
|
Filing Dt:
|
04/18/2000
|
Title:
|
Method for fabricating mixed signal semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09562943
|
Filing Dt:
|
05/02/2000
|
Title:
|
Hybrid memory device and method for controlling same
|
|